Abstract: The performance of FPGA systems is increasingly limited by the latency and bandwidth of off-chip memory. The traditional ASIC solution of using caches has also been both studied and ...